

VDA 320 / LV 148

At a glance Electric and Electronic Components in Motor Vehicles 48 V On-Board Power Supply Requirements and Tests The relating standards: VDA 320 LV124 LV148

VOLTAGES

U _{48r,dyn}	Lower limit of the dynamic overvoltage range	60 V
U _{48r}	Lower limit of the 2 V tolerance for the dynamic overvoltage range	58 V
U48max,high,limited	Maximum voltage of the upper limited operation range	54 V
U48max,unlimited	Maximum voltage of the unlimited operation range	52 V
U _{48n}	Rated voltage for 48 V power supply	48 V
U ₄₈ min, unlimited	Minimum voltage of the unlimited operation range	36 V
U48min,low,limited	Minimum voltage of the lower limited operation range	24 V
U _{48stoprotect}	Storage protection voltage	20 V
U _{48pp}	Peak-to-peak voltage	
U _{48rms}	RMS value of a voltage	
U _{48max}	Maximum voltage that can occur during a test	
U _{48min}	Minimum voltage that can occur during a test	
U _{48test}	Test voltage for 48 V power supply	
U _{12test}	Test voltage for 12 V power supply	14 V
U _{24test}	Test voltage for 24 V power supply	28 V

MODES OF OPERATION

Mode of operation I (MO I):	DUT is not electrically connected
Mode of operation II.a (MO II.a):	The DUT is operated without an operating load
Mode of operation II.b (MO II.b):	The DUT should be operated with the minimum operating load
Mode of operation II.c (MO II.c):	The DUT is operated with the maximum operating load

FUNCTIONAL STATUSES

Α	The DUT must perform all the functions.
В	The DUT must perform all the functions while the test parameters are applied; however, one or more functions may lie outside the tolerance indicated for functional status A. The permissible deviations are defined either in the drawing or in the component specifications. After application is terminated, the DUT must return to functional status A automatically.
С	The DUT fails to perform one or more functions while the test parameters are applied. After appli- cation is terminated, the DUT returns automatically to functional status A or B (depending on the test). A DUT that acquires undefined functions at any time does not correspond to functional status C.
D	The DUT fails to perform one or more functions while the test parameters are applied. After appli- cation is terminated, the DUT returns to functional status A when the terminal is switched off and then on or when the vehicle is restarted. A DUT that acquires undefined functions at any time does not correspond to functional status D.
E	The DUT fails to perform one or more functions while the test parameters are applied; the DUT does not ignite (pursuant to UL 94 v0) and no short circuit occurs between the 48 V system and the 12/24 V system. After application is terminated, the DUT can no longer be used unless it is repaired or replaced.



4.1 E48-01a:

Long torm everyonage			
DUT mode: II.a, II.b, II.c			
Status A ok			
0.1 s			
60 min			
0.1 s			
1 s			
U _{48r,dyn} (60V)			
T _{max} - 20°C			
Number of cycles: 1			
Number of DUTs: 6			



4.2 E48-01b:

Overvoltage with components that return electrical energy

Test part 1

The DUT is connected to a powerful electrical source. The source must not act as a sink while the energy is being returned. A resulting feedback current \leq 10 mA is permitted. This should be demonstrated by measuring the current.

Component feeds energy into the 48 V supply system, which cannot be absorbed in the vehicle power supply and therefore leads to an increase in the voltage

Test part 2

The DUT is connected to a powerful 4-quadrant amplifier and should be operated at U1 for at least t0. After this, activation of the energy feedback begins and when the DUT's feedback current has reached its maximum, absorption of the returned energy should be terminated abruptly (toff). A resulting feedback current \leq 10 mA is permitted. This should be demonstrated by measuring the current.





The time from exceeding the voltage U_1 to falling below the voltage U_3 should be determined and must not exceed t_1



4.3 E48-02:		TI	Transient overvoltages can occur in the 48 V power supply. This						
Transient Overvoltage			test simulates such overvoltages.						
DUT Mod	le: II.c								
U ₀	U _{48n} (48V)								
U1	70V					A			
U_2	U ₄₈ (58V)		•						Ĩ
to	100 ms	U1			1	-			
tr	1 ms								i
t1	40 ms	Uz				1 1			i
t _f	1 ms			f -					i
t ₂	600 ms			/	i	!			i
t _{3a}	2.5 s				i			·	i
t _{3b}	9 s	Uο			 	·-••		·····	i
Ri	10mΩ ≤ R _i ≤ 100mΩ		• t _o	→ + + +	ц	• • • •	tz		t _{3a,3b}
Number of 1. Short t 2. Endura	of cycles: est: 3x mit t₃a ance test: 1000x t₃b								
The two tests are carried out in sequence.						t			
Number of DUTs: 6									

4.4 E48-03:

Transient Event in Lower Limited Operation Range

U ₁ t ₀	U _{48min,low,limited} (24V)
to	60 s
	00 5
t _f	2 ms
t1	500 ms
tr	2 ms
t2	500 ms
Number of c	ycles: 1
Number of D	DUTs: 6

Switching on loads can cause transient undervoltages in the vehicle power supply. This test simulates such undervoltages.







4.6 E48-05:

Superimposed Alternating Voltage

DUT Mode: II.c		
Ri	≤ 60mΩ	
U _{48test}	Test 1:	
	U _{48min,unlimited} (36V)	
	Test 2:	
	U _{48max,unlimited} (52V)	
t _{test}	30 min	
f	F1: 15Hz 30kHz	
	F2: 30kHz 200kHz	
Wobble-	2 min	
Periode		
Wobble-	Triangle, logarithmic	
Art		
U _{48pp}	F1: 6V ± 2%	
	F2: 2V ± 2%	
Number of	of DUTs: 6	

Alternating voltages can be superimposed on the vehicle power supply. The superimposed alternating voltage can occur at any time during generator operation. This situation is simulated in this test.



The ripple-voltage U_{48pp} is to be set before connection to DUT.







4.7.3 E48-06c:

Slow decrease and increase of the supply voltage for operation without storage Part 2:

$\begin{array}{l lllllllllllllllllllllllllllllllllll$			
$\begin{array}{l lllllllllllllllllllllllllllllllllll$	DUT Mode: II.b after the final		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	voltage has been reached		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Ri	< 60 m O	
U_0 U_{48n} (48V) U_1 U_{48n} (48V) U_{48pp} $6V$ at 10kHz U_2 $U_{48stoprotect}$ (20V) t_0 100 ms t_{r1} 300 ms t_1 \geq 60 s (during this phase the error memory is read out) tr_1 1 ms t_{r2} 14 min t_3 100 ms Number of cycles: 1 Number of DUTs: 6	11.		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	00	00	
$\begin{array}{c c} U_{48pp} & 6V \mbox{ at } 10 \mbox{ Hz} \\ U_2 & U_{48stoprotect} \mbox{ (20V)} \\ t_0 & 100 \mbox{ ms} \\ t_{r1} & 300 \mbox{ ms} \\ t_{r1} & 2 \mbox{ 60 s (during this phase the error memory is read out)} \\ t_{r1} & 1 \mbox{ ms} \\ t_{r2} & 14 \mbox{ min} \\ t_{3} & 100 \mbox{ ms} \\ \mbox{ Number of } \mbox{ cycles: 1} \\ \mbox{ Number of } \mbox{ DUTs: 6} \\ \end{array}$	U ₁	U _{48n} (48V)	
$\begin{array}{c c} U_2 & U_{48 \text{stoprotect}}\left(20 V\right) \\ \hline t_0 & 100 \text{ ms} \\ \hline t_{r1} & 300 \text{ ms} \\ \hline t_1 & \geq 60 \text{ s} (\text{during this} \\ \text{phase the error} \\ \text{memory is read out}) \\ \hline t_{r1} & 1 \text{ ms} \\ \hline t_{r2} & 14 \text{ min} \\ \hline t_3 & 100 \text{ ms} \\ \hline \text{Number of } \ensuremath{{\mbox{cycles:}}} 1 \\ \hline \text{Number of } \ensuremath{{\mbox{cycles:}}} 1 \\ \hline \end{array}$	U _{48pp}	6V at 10kHz	
$\begin{array}{ccc} t_0 & 100 \text{ ms} \\ \hline t_{r1} & 300 \text{ ms} \\ \hline t_1 & \geq 60 \text{ s} (during this \\ phase the error \\ memory is read out) \\ \hline t_{r1} & 1 \text{ ms} \\ \hline t_{r2} & 14 \text{ min} \\ \hline t_3 & 100 \text{ ms} \\ \hline Number of \ \ cycles: 1 \\ \hline Number of \ \ DUTs: 6 \\ \end{array}$	U ₂	U _{48stoprotect} (20V)	
$\begin{array}{ll} t_{r1} & 300 \text{ ms} \\ t_1 & \geqq 60 \text{ s} (during this} \\ phase the error} \\ memory is read out) \\ t_{f1} & 1 \text{ ms} \\ t_{r2} & 14 \text{ min} \\ t_3 & 100 \text{ ms} \\ \\ Number of \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	to	100 ms	
$ t_1 ≥ 60 s (during this phase the error memory is read out) $ $ t_{f1} 1 ms $ $ t_{r2} 14 min $ $ t_3 100 ms $ Number of cycles: 1 Number of DUTs: 6	t _{r1}	300 ms	
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	t ₁	≥ 60 s (during this	
memory is read out) tr1 1 ms tr2 14 min t3 100 ms Number of cycles: 1 1 Number of DUTs: 6 1		phase the error	
tr1 1 ms tr2 14 min t3 100 ms Number of cycles: 1 Number of DUTs: 6		memory is read out)	
tr1 1 ms tr2 14 min t3 100 ms Number of cycles: 1 1 Number of DUTs: 6 1			
tr2 14 min t3 100 ms Number of cycles: 1 100 ms	t _{f1}	1 ms	
t3100 msNumber of cycles: 1Number of DUTs: 6	t _{r2}	14 min	
Number of cycles: 1 Number of DUTs: 6	t ₃	100 ms	
Number of DUTs: 6	Number of cycles: 1		
	Number of DUTs: 6		



t The test examines connection of the generator while the storage is disconnected, followed by connection of the discharged storage.

4.8 E48-07:

Slow decrease and abrupt increase of the supply voltage

This test simulates slow decrease of the power supply voltage to
the storage protection voltage followed by switching off to 0 V and
abrupt reapplication of the storage voltage by means of either a
charged storage or a new storage.

DUT Mode: II.a		
U ₀	U _{48max,unlimited} (52V)	
U ₁	U _{48min,unlimited} (36V)	
U ₂	U _{48stoprotect} (20V)	
U ₃	0V	
U ₄	U _{48n} (48V)	
to	100 ms	
t _{f1}	8 min	
t ₁	≥ 60 s (during this	
	phase the error	
	memory is read out)	
t _{f2}	8 min	
t ₂	60 s	
t _{f3}	3 s	
t ₃	300 s	
t _{r1}	≤ 100 ms	
t4	100 ms	
Number of cycles: 1		
Number of DUTs: 6		







The behaviour of the component when subjected to brief interruptions of varying duration is tested. In each case one reference measurement should be performed and documented with 1 k Ω (±5 %) and one with 10 Ω (±5 %) as a DUT substitute. Verification of the steepness of the slope should be provided with this set-up. Low-inductance components should be used as resistors.



DUT mode of operation	Mode II c	
Test set-up	Basic circuit accordi	na to Fiaure 15. The
	modelling of the veh	icle power supply
	should be agreed w	th the client's spe-
	cialist department.	I
Ri	≤ 60 mΩ incl. switch	S1
R	≤ 100 mΩ total resis	tance incl. layout of
	wiring harness and	switch S2
Z1	S1 closed and S2 o	ben
Z2	S1 open and S2 clo	sed
U _{48test}	U _{48n}	
t ₁	The supply voltage	of U _{48test} is interrupted
	at varying intervals i	n the following se-
	quence:	
	100 µs to 1 ms	100 µs intervals
	1 ms to 10 ms	1 ms intervals
	10 ms to 100 ms	10 ms intervals
	100 ms to 2 s	100 ms intervals
t ₂	> 10 s	
	The test voltage U ₄₈	_{test} must be main-
	tained at least long o	enough for the DUT
	to become 100% op	erational again (all
	systems ha∨e resta	ted perfectly).
t _f	≤ 10 µs	
tr	≤ 10 µs	
Number of cycles	1	
Number of DUTs	6	

4.11 E48-10: Starting Pulses

DUT Mode:					
II.C For compo	II.C For components relevant to starting				
II.b For compo	II.b For components not relevant to				
starting					
Test pulse	,normal' and ,severe'				
Uo	U_{48n} (48V), cold start				
	normal				
	40V, cold start severe				
U1	U _{48min,low,limited} (24V)				
to	2 s				
tr	1 ms				
t1	1 s				
tr	1 ms				
t ₂ 2 s					
Number of cycles: 10					
Number of DUTs: 6					



In the case of a cold start (starting the engine), the storage voltage falls to a low value for a short period, after which it rises again.



4.12 E48-11: Ground Loss in 48 V Power Supply (BN48)		U _{12test} /U _{24test}
DUT Mode: II.c		S2
U _{48test}	U _{48n} (48V)	U _{48test}
t _{test}	see tests	ρ ρ
T _{test}	T _{max} – 20°C	Bus TB1
Number of cycles: 1		Signal
Number of DUTs: 6		
		GND48
Tost 1.		

Test 1:

S1 closed, S2 closed, all the components DUT/TB1/TB2 function perfectly. S2 is opened.

Test 2:

S1 closed, S2 closed, all the components DUT/TB1/TB2 function perfectly. S1 is opened. The test lasts for 30 minutes after S1 is opened.

The test simulates a loss of ground by a component in the 48 V power supply system, which is supplied solely from the 48 V system and has interfaces to 12/24 V components.



performed separately for each connection point. In general, a ground offset of ± 1.0 V should be taken into consideration when dimensioning the interface between two components. The component is connected as shown in above figure.



4.14 E48- Internal D	13: ielectric Strength			U,	18test		
DUT Mo	de: I.a		(Δ		=)		
U _{48test}	U _{48r.dvn} (60V)			ソ			
t _{test}	60 min						
Frei	50%						
Ttest	35°C		KI.30		KI.40		
Number	of cycles: 1		BN12/				
Number	of DUTs: 6		BN24	DUT	BN48		
rtarnoor							
		n.c. ——	KI.31		KI.41	n.c.	
		Application of the — both supply con — additional test p department.	test volta nections oints agr	age betwee , reed with th	n ne releva	nt client	
E48-14:							
Standby C	Current						
DUT Mo	de: II.a	Test condition	Temperature			Max. standby	
U _{48test}	U _{48n} (48V)		rang	е		current	
Ttest Tmin, TRT, Tmax			I min	to 40 °C		0,1 mA	
Number of DUTs: 6			40 °C	C to I max		0,2 mA	
E48-15: Operation Range	in Unlimited Operation						
DUT Mo	de: II.c						
U ₀	U _{48n} (48V)						
U ₁	U _{48min,unlimited} (36V)			A			
U ₂	U _{48max} ,unlimited (52V)						
to	100 ms	U ₂					
t _{f1}	1 ms	U _n	<u> </u>				
t ₁	1 s		i 🔪 📃				
tr	1 s	U ₁	· · · · · · · · · · · · · · · · · · ·				
t ₂	10 s		! !				
tr2	1 s	4 to 1	−ə <mark>ļe əļe</mark> te₁ t		ka a ka	to ta	
t ₃	100 ms			· · ·			
Ttest	Tmin. TRT. Tmax						
Number of cycles: 10				t			
	of DUTo: 6						



E48-16: Operation in Upper Limited Operation Range

DUT M	ode: II.c	
U ₀	U _{48n} (48V)	
U1	U _{48max,high,limited} (54V)	
U ₂	U _{48max,unlimited} (52V)	
U ₃	U _{48max,unlimited} +1V (53V)	
to	100 ms	
tr1	4 s	
t1	10 s	
t _{f1}	2 s	
t ₂	10 s	
t _{r2}	2 s	
t ₃	10 s	
t _{f2}	2 s	
t4	100 ms	
Ttest	T _{min} , T _{RT} , T _{max}	
Number of cycles: 10		
Numbe	r of DUTs: 6	

E48-17:

Operation in Lower Limited Operation Range

DUT M	ode: II.c	
U ₀	U _{48n} (48V)	
U ₁	U _{48min,low,limited} (24V)	
U ₂	U _{48min,unlimited} (36V)	
U₃	U _{48min,low,limited} +1V (25V)	
t ₀	100 ms	
t _{r1}	4 s	
t ₁	10 s	
t _{f1}	2 s	
t ₂	10 s	
t _{r2}	2 s	
t ₃	10 s	
t _{f2}	2 s	
t4	100 ms	
T _{test}	T _{min} , T _{RT} , T _{max}	
Number of cycles: 10		
Number of DUTs: 6		
E48-18:		
Overvoltage Range		

	Aode: ILc
U ₀	U _{48n} (48V)
U ₁	U _{48r} (58V)
U ₂	U _{48max,unlimited} +1V (53V)
t ₀	100 ms
t _{r1}	10 ms
t ₁	1 s
t _{f1}	1 s
t ₂	10 s
t _{r2}	1 ms
t3	2 s





t _{f2}	1 s	
t4	5 s	
t _{r3}	10 s	
t ₅	2 s	
t _{f3}	10 s	
t ₆	100 ms	
T _{test}	T _{min} , T _{RT} , T _{max}	
Number of cycles: 10		
Number of DUTs: 6		

E48-19:

Undervoltage Range

DUT M	ode: II.c	
U ₀	U _{48n} (48V)	
U1	U _{48stoprotect} (20V)	
U ₂	U _{48min,low,limited} +1V (25V)	
to	100 ms	
t _{f1}	1 s	
t ₁	1 s	
t _{r1}	10ms s	
t ₂	10 s	
t _{f2}	1 s	
t ₃	2 s	
t _{r2}	1 ms	
t4	5 s	
t _{f3}	10 s	
t ₅	2 s	
t _{r3}	10 s	
t ₆	100 ms	
Ttest	T _{min} , T _{RT} , T _{max}	
Number of cycles: 10		
Number of DUTs: 6		

E48-20a:

Fault Current, Part 1

DUT Mode: II.a			
Test set-up see figure			
U _{48test}	a) U _{48n} (48V)		
	b) U _{48r,dyn} (60V)		
t _{test}	10 min		
T _{test}	T _{RT}		
Number of cycles: 1			
Number of DUTs: 6			

E48-20b:

Fault Current, Part 2

DUT Mode: II.a			
Test set-up see figure			
U _{48test}	a) U _{48n} (48V)		
	b) U _{48r,dyn} (60V)		
t _{test}	10 min		
T _{test}	T _{RT}		
Number of cycles: 1			







